
EXHIBIT C



Title: HIGH-VOLTAGE POWER SEMICONDUCTOR DEVICE

Priority Date: Jan. 21, 2005

Filed Date: Jan. 23, 2006

Issued Date: Mar. 03, 2009

Expiration Date: Jan. 23, 2026

Inventors: James A. Cooper; Asmita Saha

Exemplary Claim: 9

A double-implanted metal-oxide semiconductor field-effect transistor comprising:

- a (SUB) silicon-carbide substrate;
- a (DL) drift semiconductor layer formed on a (FS) front side of the (SUB) semiconductor substrate;
- a (FS) first source region;
- a (FSE) first source electrode formed over the (FS) first source region, the (FSE) first source electrode defining a longitudinal axis;
- a (FBC) plurality of first base contact regions defined in the (d) first source region,
- (FBC) each of the plurality of first base contact regions being spaced apart from each other in a (FSE) direction parallel to the longitudinal axis defined by the first source electrode;
- a (SS) second source region;
- a (SSE) second source electrode formed over the (SS) second source region, the (SSE) second source electrode defining a longitudinal axis;
- a (SBC) plurality of second base contact regions defined in the (SS) second source region,
- (SBC) each of the plurality of second base contact regions being spaced apart from each other in a (SSE)
- direction parallel to the longitudinal axis defined by the second source electrode; and
- a (JF) JFET region defined between the (FS) first source region and the (SS) second source region,
- the (JF) JFET region having a width less than about three micrometers.

A double-implanted metal-oxide semiconductor field-effect transistor comprising:



SCTW90N65G2V

Datasheet

Silicon carbide Power MOSFET 650 V, 119 A, 18 m Ω (typ., T_J = 25 °C) in an HiP247 package




Features

Order code	V _{DS}	R _{DS(on)} max.	l _D
SCTW90N65G2V	650 V	24 mΩ	119 A

- Very high operating junction temperature capability (T_J = 200 °C)
- Very fast and robust intrinsic body diode
- · Extremely low gate charge and input capacitances

Applications

- Switching applications
- · Power supply for renewable energy systems
- · High frequency DC-DC converters



Description

This silicon carbide Power MOSFET device has been developed using ST's advanced and innovative 2nd generation SiC MOSFET technology. The device features remarkably low on-resistance per unit area and very good switching performance. The variation of switching loss is almost independent of junction temperature.


A double-implanted metal-oxide semiconductor field-effect transistor comprising:






Note: Source and drain regions are produced by ion implantation in silicon carbide, rather than thermal diffusion, because thermal diffusion is too slow to be practical in silicon carbide. So it is expected that the source and drain regions are created by an ion implantation process, hence the double-implanted limitation would be met.


a (SUB) silicon-carbide substrate;




a (DL) drift semiconductor layer formed on a (US) front side of the (SUB) semiconductor substrate;




a (FS) first source region;




a (FSE) first source electrode formed over the (FS) first source region, the (FSE) first source electrode defining a longitudinal axis;




Note: The cross-section SEM SEPC above has been polished down to the silicon carbide.






Cut Line for Cross Section


a (FBC) plurality of first base contact regions defined in the (FS) first source region,




(FBC) each of the plurality of first base contact regions being spaced apart from each other in a (FSE) direction parallel to the longitudinal axis defined by the first source electrode;




a (SS) second source region;




a (SSE) second source electrode formed over the (SS) second source region, the (SSE) second source electrode defining a longitudinal axis;




a (SBC) plurality of second base contact regions defined in the (SS) second source region,




(SBC) each of the plurality of second base contact regions being spaced apart from each other in a (SSE) direction parallel to the longitudinal axis defined by the second source electrode; and



a (JF) JFET region defined between the (FS) first source region and the (SS) second source region,



the (JF) JFET region having a width less than about three micrometers.



the (JF) JFET region having a width less than about three micrometers.

